2Gbyte DDR3L SDRAM module, 240-pin VLP UDIMM (Very Low Profile Unbuffered Dual In Line Memory Module) with a 72-bit data bus width. Features a maximum clock rate of 1066 MHz, 256Mx72 organization, and ECC support. Operates at 1.35/1.5V with a CAS latency of 7. Package dimensions are 133.5mm (Max) length, 2.7mm (Max) width, and 18.9mm (Max) height.
PackageVLP UDIMM
MountingSocket
Quick Jump:
Technical Specifications
Micron MT9KDF25672AZ-1G1E1 technical specifications.
General
| Basic Package Type | Non-Lead-Frame SMT |
| Package Family Name | DIMM |
| Package/Case | VLP UDIMM |
| Package Description | Very Low Profile Unbuffered Dual In Line Memory Module |
| Lead Shape | No Lead |
| Pin Count | 240 |
| PCB | 240 |
| Package Length (mm) | 133.5(Max) |
| Package Width (mm) | 2.7(Max) |
| Package Height (mm) | 18.9(Max) |
| Pin Pitch (mm) | 1 |
| Mounting | Socket |
| Jedec | MO-269 |
| Main Category | DRAM Module |
| Total Density | 2Gbyte |
| Module Type | 240UDIMM |
| Maximum Clock Rate | 1066MHz |
| Chip Density | 2Gbit |
| Subcategory | DDR3L SDRAM |
| Data Bus Width | 72bit |
| Number of Chip per Module | 9 |
| Organization | 256Mx72 |
| Typical Operating Supply Voltage | 1.35/1.5V |
| Min Operating Supply Voltage | 1.283/1.425V |
| Max Operating Supply Voltage | 1.45/1.575V |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 70°C |
| Chip Configuration | 256Mx8 |
| ECC Support | Yes |
| Number of Ranks | Single |
| CAS Latency | 7 |
Compliance
| Cage Code | 6Y440 |
| HTS Code | 8473301140 |
| Schedule B | 8473300002 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Micron MT9KDF25672AZ-1G1E1 Datasheet
Download the complete datasheet for Micron MT9KDF25672AZ-1G1E1 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.