32-bit RISC microcontroller featuring an e200 core and 768KB of Flash program memory. This surface-mount device operates at up to 64 MHz and includes 64KB of RAM. It offers 77 programmable I/Os, 6 CAN interfaces, 1 I2C, and 3 SPI interfaces. The low-profile quad flat package (LQFP) is 100-pin with a 0.5mm pitch, suitable for automotive applications with an operating temperature range of -40°C to 125°C.
PackageLQFP
MountingSurface Mount
Quick Jump:
Technical Specifications
NXP MPC5605CEMLLR technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | QFP |
| Package/Case | LQFP |
| Package Description | Low Profile Quad Flat Package |
| Lead Shape | Gull-wing |
| Pin Count | 100 |
| PCB | 100 |
| Package Length (mm) | 14 |
| Package Width (mm) | 14 |
| Package Height (mm) | 1.5(Max) |
| Seated Plane Height (mm) | 1.7(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-026BED |
| Family Name | MPC56xx |
| Data Bus Width | 32bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 64MHz |
| Maximum CPU Frequency | 64MHz |
| Device Core | e200 |
| Program Memory Type | Flash |
| Program Memory Size | 768KB |
| RAM Size | 64KB |
| Number of Programmable I/Os | 77 |
| Core Architecture | e200 |
| Programmability | Yes |
| Number of Timers | 2 |
| Interface Type | CAN/I2C/SCI/SPI |
| CAN | 6 |
| I2C | 1 |
| SPI | 3 |
| Ethernet | 0 |
| UART | 0 |
| USART | 0 |
| USB | 0 |
| I2S | 0 |
| Max Operating Supply Voltage | 3.6|5.5V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 125°C |
| ADC Channels | 19/7/19/5 |
| Number of ADCs | Quad |
Compliance
| Cage Code | H1R01 |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | Yes |
| AEC Qualified | Yes |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Datasheet
NXP MPC5605CEMLLR Datasheet
Download the complete datasheet for NXP MPC5605CEMLLR to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.