NXP SAA5290ZP technical specifications.
| Package Family Name | DIP |
| Package/Case | SDIP |
| Package Description | Skinny Dual In Line Package |
| Pin Count | 52 |
| PCB | 52 |
| Package Length (mm) | 47.9(Max) |
| Package Width (mm) | 14(Max) |
| Package Height (mm) | 4(Max) |
| Mounting | Through Hole |
| Family Name | SAA52xx |
| Data Bus Width | 8bit |
| Instruction Set Architecture | CISC |
| Maximum CPU Frequency | 12MHz |
| Device Core | 80C51 |
| Program Memory Type | ROM |
| Program Memory Size | 16KB |
| Core Architecture | 8051 |
| Programmability | Yes |
| Cage Code | H1R01 |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Download the complete datasheet for NXP SAA5290ZP to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.