Surface-mount multilayer ceramic capacitor uses a C0G (NP0) Class I dielectric for stable capacitance over temperature. The decoded value is 1000 pF with ±20% tolerance and a 50 VDC voltage rating in an 0805 chip size. The C0G dielectric has a 0 ±30 ppm/°C temperature coefficient over the -55°C to +125°C operating range. Nickel-barrier tin-plated terminations support RoHS-compliant soldering.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the AVX 08055A102MAT3S datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Capacitance | 1000pF |
| Rated Voltage | 50VDC |
| Capacitance Tolerance | ±20% |
| Dielectric | C0G (NP0) |
| Case Size | 0805 |
| Length | 2.01 ±0.20mm |
| Width | 1.25 ±0.20mm |
| Terminal Width | 0.50 ±0.25mm |
| Operating Temperature Range | -55 to +125°C |
| Temperature Coefficient | 0 ±30ppm/°C |
| Q Factor | ≥1000 for capacitance ≥30 pF |
| Insulation Resistance | 10000 or 500 MΩ-µF, whichever is lessMΩ |
| Dielectric Strength | 250% rated voltage for 1-5 s |
| Termination | Plated Ni and Sn |
| Failure Rate | Not applicable |
| RoHS | Compliant |
Download the complete datasheet for AVX 08055A102MAT3S to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
These are design resources that include the AVX 08055A102MAT3S
Design guide for the DC136A demo circuit featuring the LT1575 linear regulator controller, optimized for high-speed microprocessor power and fast transient response.
