Synchronous SRAM chip, 18M-bit density, featuring a 2M x 8 configuration with 8-bit data width. Offers a maximum access time of 0.45 ns and a maximum clock rate of 250 MHz, utilizing QDR architecture. This surface-mount component is housed in a 165-pin Fine Pitch Ball Grid Array (FBGA) package with a 15mm x 13mm footprint. Operates at a typical supply voltage of 1.8V, with a range of 1.7V to 1.9V, and supports a 19-bit address bus.
PackageFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Cypress CY7C1311KV18-250BZCT technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 165 |
| PCB | 165 |
| Package Length (mm) | 15 |
| Package Width (mm) | 13 |
| Package Height (mm) | 0.89 |
| Seated Plane Height (mm) | 1.4(Max) |
| Pin Pitch (mm) | 1 |
| Package Weight (g) | 0.49956 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 18Mbit |
| Address Bus Width | 19bit |
| Maximum Access Time | 0.45ns |
| Timing Type | Synchronous |
| Maximum Clock Rate | 250MHz |
| Data Rate Architecture | QDR |
| Density in Bits | 18874368bit |
| Maximum Operating Current | 430mA |
| Typical Operating Supply Voltage | 1.8V |
| Number of Bits per Word | 8bit |
| Number of Ports | 2 |
| Number of Words | 2M |
| Min Operating Supply Voltage | 1.7V |
| Max Operating Supply Voltage | 1.9V |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 70°C |
| Architecture | Pipelined |
Compliance
| Cage Code | 65786 |
| EU RoHS | No |
| HTS Code | 8542320041 |
| Schedule B | 8542320040 |
| ECCN | 3A991.b.2.a |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Cypress CY7C1311KV18-250BZCT Datasheet
Download the complete datasheet for Cypress CY7C1311KV18-250BZCT to view detailed technical specifications.
No datasheet is available for this part.