Synchronous SRAM chip, 18M bit density, 1M x 18 configuration, featuring dual ports and a 20-bit address bus. Achieves a maximum access time of 3 ns and a maximum clock rate of 200 MHz with SDR data rate architecture. Operates at 3.3V typical supply voltage, with a range of 3.135V to 3.6V. Packaged in a 165-pin FBGA (Fine Pitch Ball Grid Array) for surface mounting, with dimensions of 15mm x 13mm x 0.89mm and a 1mm pin pitch. Suitable for operation between -40°C and 85°C.
Cypress CY7C1382DV33-200BZIT technical specifications.
Download the complete datasheet for Cypress CY7C1382DV33-200BZIT to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.