
Synchronous SRAM chip offering 72M-bit density, organized as 1M words x 72 bits. Features a maximum access time of 6.5 ns and a maximum clock rate of 133 MHz with SDR data rate architecture. This surface-mount component utilizes a 209-pin Fine Pitch Ball Grid Array (FBGA) package with a 1mm pin pitch. Operates at a typical supply voltage of 2.5V, with a voltage range of 2.375V to 2.625V, and supports an 8-port, flow-through architecture. Extended temperature range from -40°C to 85°C.
Cypress CY7C1475BV25-133BGXIT technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 209 |
| PCB | 209 |
| Package Length (mm) | 22 |
| Package Width (mm) | 14 |
| Package Height (mm) | 1.26 |
| Seated Plane Height (mm) | 1.76 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 72Mbit |
| Address Bus Width | 20bit |
| Maximum Access Time | 6.5ns |
| Timing Type | Synchronous |
| Maximum Clock Rate | 133MHz |
| Data Rate Architecture | SDR |
| Density in Bits | 75497472bit |
| Maximum Operating Current | 305mA |
| Typical Operating Supply Voltage | 2.5V |
| Number of Bits per Word | 72bit |
| Number of Ports | 8 |
| Number of Words | 1M |
| Min Operating Supply Voltage | 2.375V |
| Max Operating Supply Voltage | 2.625V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| Architecture | Flow-Through |
| Cage Code | 65786 |
| EU RoHS | Yes |
| HTS Code | 8542320041 |
| Schedule B | 8542320040 |
| ECCN | 3A991.b.2.a |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU |
Download the complete datasheet for Cypress CY7C1475BV25-133BGXIT to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.