Synchronous SRAM chip, 72M-bit density, featuring a 4M x 18 configuration with a 20-bit address bus. Offers a maximum access time of 0.45 ns and a maximum clock rate of 600 MHz, utilizing a QDR data rate architecture. Operates at 1.8V typical supply voltage, with a range of 1.7V to 1.9V. Packaged in a 165-pin FBGA (Fine Pitch Ball Grid Array) for surface mounting, with dimensions of 15mm x 13mm x 0.89mm.
Cypress CY7C2563XV18-600BZXC technical specifications.
Download the complete datasheet for Cypress CY7C2563XV18-600BZXC to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.