16-bit RISC microcontroller featuring a F2MC-16FX core, operating at up to 32 MHz. This MCU offers 96.5KB of Flash program memory and 10KB of RAM. It includes 52 programmable I/Os, 5 timers, and multiple communication interfaces including I2C and 3 USARTs. Housed in a 64-pin LQFP package with a 0.65mm pitch, it supports surface mounting and operates within a temperature range of -40°C to 125°C. Additional features include 21 ADC channels.
PackageLQFP
MountingSurface Mount
Quick Jump:
Technical Specifications
Cypress MB96F623ABPMC-GSE2 technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | QFP |
| Package/Case | LQFP |
| Package Description | Low Profile Quad Flat Package |
| Lead Shape | Gull-wing |
| Pin Count | 64 |
| PCB | 64 |
| Package Length (mm) | 12 |
| Package Width (mm) | 12 |
| Package Height (mm) | 1.4 |
| Seated Plane Height (mm) | 1.5 |
| Pin Pitch (mm) | 0.65 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Family Name | MB96620 |
| Data Bus Width | 16bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 32MHz |
| Maximum CPU Frequency | 32MHz |
| Device Core | F2MC-16FX |
| Program Memory Type | Flash |
| Program Memory Size | 96.5KB |
| RAM Size | 10KB |
| Number of Programmable I/Os | 52 |
| Core Architecture | F2MC |
| Programmability | Yes |
| Number of Timers | 5 |
| Interface Type | I2C/USART |
| CAN | 0 |
| I2C | 1 |
| SPI | 0 |
| Ethernet | 0 |
| UART | 0 |
| USART | 3 |
| USB | 0 |
| I2S | 0 |
| Max Operating Supply Voltage | 5.5V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 125°C |
| ADC Channels | 21 |
| Number of ADCs | Single |
Compliance
| Cage Code | 65786 |
| EU RoHS | Yes |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| ECCN | EAR99 |
| Automotive | Yes |
| RoHS Versions | 2002/95/EC |
Datasheet
Cypress MB96F623ABPMC-GSE2 Datasheet
Download the complete datasheet for Cypress MB96F623ABPMC-GSE2 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.