Skip to main content
Design DocumentAnalog

Uncompromised Clocking Solution for 16-Bit 2.5Gsps High Performance DAC

Design Note 555 describes using the LTC6946 frequency synthesizer to clock the LTC2000 16-bit 2.5Gsps DAC for optimal phase noise and spurious-free dynamic range performance.

View design document

Overview

Design Note 555 presents a high-performance clocking configuration for the LTC2000 16-bit 2.5Gsps DAC. The solution utilizes the LTC6946-3 integer-N frequency synthesizer with an integrated VCO to provide a low-noise clock source directly to the DAC. This combination minimizes additive phase noise and noise spectral density (NSD) while maximizing spurious-free dynamic range (SFDR). The document details the impact of clock jitter on DAC output, provides a reference schematic featuring a 100MHz Crystek CVHD-950 oscillator as a reference, and includes performance analysis for DAC output frequencies up to 1GHz.

Use Cases

  • High-Speed Signal Generation
  • Wireless Infrastructure
  • Radar Systems
  • Software Defined Radio
  • Test and Measurement Equipment

Topics

LTC2000
LTC6946-3
LTC6946
CVHD-950-100.000
16-bit DAC
2.5Gsps
Frequency Synthesizer
Phase Noise
SFDR
NSD
Clocking
Integer-N PLL

Referenced Parts

LTC2000

Linear Technology

The LTC2000 16-bit 2.5Gsps DAC offers excellent AC performance.

LTC6946

Linear Technology

Using the ultralow noise and spurious LTC6946 PLL synthesizer as a clock source for the LTC2000

LTC6946-3

Linear Technology

LTC6946-3 ... Figure 1. LTC6946 Driving the LTC2000

LTC2000

Maxim

LTC2000 maximizes system performance (Figure 1).