62MHz 5V 25ns PLCC EPROM
CPLD MAX® Family 2.5K Gates 128 Macro Cells 0.8um (CMOS) Technology 5V 100-Pin Windowed CPGA