Synchronous SRAM chip, 144M-bit density, featuring a 4M x 36 configuration. Operates at a maximum clock rate of 200 MHz with access times of 7.5ns (Flow-Through) and 3ns (Pipelined). This surface-mount component utilizes a 119-pin Fine Pitch Ball Grid Array (FBGA) package with a 1.27mm pin pitch. Supports dual operating supply voltages of 1.8V and 2.5V, with a 4-port architecture and Flow-Through/Pipelined operation.
GSI GS81284Z36B-200IV technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 119 |
| PCB | 119 |
| Package Length (mm) | 22 |
| Package Width (mm) | 14 |
| Package Height (mm) | 1.26 |
| Seated Plane Height (mm) | 1.86 |
| Pin Pitch (mm) | 1.27 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 144Mbit |
| Address Bus Width | 21bit |
| Maximum Access Time | 7.5@Flow-Through|3@Pipelinedns |
| Timing Type | Synchronous |
| Maximum Clock Rate | 200MHz |
| Data Rate Architecture | SDR |
| Density in Bits | 150994944bit |
| Maximum Operating Current | 370@Flow-Through|480@PipelinedmA |
| Typical Operating Supply Voltage | 1.8|2.5V |
| Number of Bits per Word | 36bit |
| Number of Ports | 4 |
| Number of Words | 4M |
| Min Operating Supply Voltage | 1.7|2.3V |
| Max Operating Supply Voltage | 2|2.7V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| Architecture | Flow-Through|Pipelined |
| Cage Code | 3BKC7 |
| EU RoHS | No |
| HTS Code | 8542320041 |
| Schedule B | 8542320040 |
| ECCN | 3A991.b.2.b |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for GSI GS81284Z36B-200IV to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.