Dual-Port SRAM, 2KX8, 55ns, CMOS, PQCC52, 0.750 X 0.750 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-52
Sign in to ask questions about the Integrated Device Technology IDT71421LA55J datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Integrated Device Technology IDT71421LA55J technical specifications.
| Max Operating Temperature | 70 |
| Number of Terminals | 52 |
| Min Operating Temperature | 0 |
| Terminal Position | QUAD |
| JEDEC Package Code | S-PQCC-J52 |
| Width | 19.1262 |
| Length | 19.1262 |
| Pin Count | 52 |
| Number of Functions | 1 |
| Temperature Grade | COMMERCIAL |
| Supply Voltage-Nom (Vsup) | 5 |
| Supply Voltage-Max (Vsup) | 5.5 |
| Supply Voltage-Min (Vsup) | 4.5 |
| Supply Current-Max | 0.11 |
| Number of Words | 2048 |
| Number of Words Code | 2000 |
| Memory IC Type | DUAL-PORT SRAM |
| Number of Ports | 2 |
| Parallel/Serial | PARALLEL |
| Standby Current-Max | 0.0015 |
| Access Time-Max | 55 |
| I/O Type | COMMON |
| RoHS | No |
| Eccn Code | EAR99 |
| Lead Free | No |
| HTS Code | 8542.32.00.41 |
| REACH | not_compliant |
| Military Spec | False |
Download the complete datasheet for Integrated Device Technology IDT71421LA55J to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
