Complex Programmable Logic Device (CPLD) with 2000 gates and 64 macrocells. Features 32 I/Os, 16 logic blocks, and 28 programmable I/Os. Operates at a maximum frequency of 125MHz with a 12.5ns propagation delay. Designed for surface mounting in a 44-pin TQFP package, utilizing EEPROM memory technology and a 5V operating supply voltage.
Lattice Semiconductor ISPLSI1016EA-100LT44 technical specifications.
Download the complete datasheet for Lattice Semiconductor ISPLSI1016EA-100LT44 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.