132-pin CSBGA CPLD from the MachXO2 family, featuring 1280 logic cells and 64 Kbit of RAM. This surface-mount device operates at a typical 1.2V supply voltage, offering 105 user I/Os and in-system programmability. The 8mm x 8mm Chip Scale Ball Grid Array package has a 0.5mm pin pitch and a maximum height of 1.1mm. Programmable via Flash memory, it supports a speed grade of 2 and operates within a temperature range of 0°C to 85°C.
Lattice Semiconductor LCMXO2-1200ZE-2MG132CR1 technical specifications.
Download the complete datasheet for Lattice Semiconductor LCMXO2-1200ZE-2MG132CR1 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.