MachXO2 family Complex Programmable Logic Device (CPLD) featuring 256 logic cells and 22 user I/Os. This 32-pin QFN EP surface mount device operates at a typical 1.2V supply voltage, with a minimum of 1.14V. The non-lead-frame SMT package measures 5mm x 5mm x 0.84mm with a 0.5mm pin pitch. Programmable via Flash memory, it supports in-system programmability and operates across a -40°C to 100°C temperature range.
Lattice Semiconductor LCMXO2-256ZE-1SG32IES technical specifications.
Download the complete datasheet for Lattice Semiconductor LCMXO2-256ZE-1SG32IES to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.