32-bit RISC microcontroller featuring a MIPS32 M4K core operating at up to 80 MHz. This surface-mount device offers 256KB of Flash program memory and 64KB of RAM. It includes 53 programmable I/Os, 5 timers, and multiple communication interfaces including CAN, I2C, SPI, UART, and USB. The component is housed in a 121-pin TFBGA package with dimensions of 10x10x0.8 mm, supporting a supply voltage up to 3.6V and operating within a temperature range of -40°C to 85°C. Additional features include 16 ADC channels.
PackageTFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Microchip PIC32MX575F256HT-80I/BG technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | TFBGA |
| Package Description | Thin Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 121 |
| PCB | 121 |
| Package Length (mm) | 10 |
| Package Width (mm) | 10 |
| Package Height (mm) | 0.8 |
| Mounting | Surface Mount |
| Family Name | PIC32 |
| Data Bus Width | 32bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 80MHz |
| Maximum CPU Frequency | 80MHz |
| Program Memory Type | Flash |
| Program Memory Size | 256KB |
| RAM Size | 64KB |
| Number of Programmable I/Os | 53 |
| Core Architecture | PIC |
| Programmability | Yes |
| Number of Timers | 5 |
| Interface Type | CAN/I2C/SPI/UART/USB |
| CAN | 1 |
| I2C | 4 |
| SPI | 3 |
| Ethernet | 0 |
| UART | 6 |
| USART | 0 |
| USB | 1 |
| I2S | 0 |
| Max Operating Supply Voltage | 3.6V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| ADC Channels | 16 |
| Number of ADCs | Single |
Compliance
| Cage Code | 60991 |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Microchip PIC32MX575F256HT-80I/BG Datasheet
Download the complete datasheet for Microchip PIC32MX575F256HT-80I/BG to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.