Field Programmable Gate Array (FPGA) with 72K system gates and 6036 logic cells. Features 4024 registers and a maximum of 170 user I/Os. Operates on 0.25um process technology with a maximum propagation delay of 1.4 ns. Housed in a 208-pin Ceramic Quad Flat Package (CQFP) with gull-wing leads for surface mounting. Supports a wide operating temperature range from -55°C to 125°C.
PackageCQFP
MountingSurface Mount
Quick Jump:
Technical Specifications
Microchip RTSX72SU-CQ208EV technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | QFP |
| Package/Case | CQFP |
| Package Description | Ceramic Quad Flat Package |
| Lead Shape | Gull-wing |
| Pin Count | 208 |
| PCB | 208 |
| Package Length (mm) | 29.21 |
| Package Width (mm) | 29.21 |
| Package Height (mm) | 2.8 |
| Seated Plane Height (mm) | 2.8 |
| Pin Pitch (mm) | 0.5 |
| Package Material | Ceramic |
| Mounting | Surface Mount |
| Family Name | RTSX-SU |
| Maximum Number of User I/Os | 170 |
| Number of Registers | 4024 |
| Device Logic Cells | 6036 |
| Process Technology | 0.25um |
| Device System Gates | 108000 |
| Programmability | No |
| Program Memory Type | ROMLess |
| Min Operating Temperature | -55°C |
| Max Operating Temperature | 125°C |
| Maximum Propagation Delay Time | 1.4ns |
| Speed Grade | STD |
Compliance
| Cage Code | 60991 |
| EU RoHS | No |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A001.a.2.c |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Microchip RTSX72SU-CQ208EV Datasheet
Download the complete datasheet for Microchip RTSX72SU-CQ208EV to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.