
DDR2 SDRAM memory chip, 512Mbit density organized as 32Mx16. Features a 16-bit data bus width and a maximum clock rate of 800 MHz. Operates at a typical supply voltage of 1.8V with a 1.7V minimum and 1.9V maximum. Housed in an 84-pin FBGA package with a 0.8mm pin pitch, measuring 12.5mm x 8mm x 0.8mm. Supports surface mount installation and operates within a temperature range of 0°C to 85°C.
Micron MT47H32M16HW-25:F technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 84 |
| PCB | 84 |
| Package Length (mm) | 12.5 |
| Package Width (mm) | 8 |
| Package Height (mm) | 0.8 |
| Pin Pitch (mm) | 0.8 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 512Mbit |
| Type | DDR2 SDRAM |
| Organization | 32Mx16 |
| Data Bus Width | 16bit |
| Maximum Clock Rate | 800MHz |
| Number of Internal Banks | 4 |
| Number of Words per Bank | 8M |
| Maximum Access Time | 0.4ns |
| Density in Bits | 536870912bit |
| Address Bus Width | 15bit |
| Maximum Operating Current | 295mA |
| Typical Operating Supply Voltage | 1.8V |
| Max Operating Supply Voltage | 1.9V |
| Min Operating Supply Voltage | 1.7V |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Cage Code | 6Y440 |
| EU RoHS | No |
| HTS Code | 8542320028 |
| Schedule B | 8542320015 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for Micron MT47H32M16HW-25:F to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.