256Mbit DDR SDRAM memory chip, organized as 8Mx8 with an 8-bit data bus. Features a 400 MHz maximum clock rate, 4 internal banks, and 2M words per bank. Operates at a typical 2.6V supply voltage, with a 0.65 ns maximum access time. Housed in a 60-pin SOC BGA package, measuring 13mm x 8mm x 0.8mm, designed for surface mounting.
Mosel Vitelic V58C2256804S-S5 technical specifications.
Download the complete datasheet for Mosel Vitelic V58C2256804S-S5 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.