Fast static RAM provides 8K x 8-bit organization using silicon-gate CMOS technology. The memory operates from a single 5 V ±10% supply and is fully static, requiring no external clocks or timing strobes. Access-time options span 12 ns to 35 ns with equal address and chip-enable access times. The device provides TTL-compatible three-state outputs, separate write-enable and output-enable controls, and dual chip-enable inputs. Package options include 28-pin 300 mil plastic DIP and 28-pin 300 mil SOJ packages.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Motorola MCM6264 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Memory organization | 8192 x 8 bit |
| Memory density | 65536bit |
| Memory type | Fast static RAM |
| Process technology | Silicon-gate CMOS |
| Supply voltage | 5 ±10%V |
| Access time options | 12, 15, 20, 25, 35ns |
| Maximum AC operating current | 110 to 150mA |
| Address inputs | A0 to A12 |
| Data bus | DQ0 to DQ7 bidirectional |
| Output type | Three-state TTL-compatible |
| Control inputs | Write enable, output enable, chip enable E1 and E2 |
| Static operation | No clock or timing strobes required |
| DIP package case | 300 mil plastic, case 710B-01 |
| SOJ package case | 300 mil SOJ, case 810B-03 |
| Pin count | 28pins |
Download the complete datasheet for Motorola MCM6264 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
These are design resources that include the Motorola MCM6264
An application note describing hardware and software methods for Ethernet address filtering using NXP QUICC and PowerQUICC communication controllers.
