The 74AUP2G97DPJ is a dual majority logic gate from Nexperia, operating within a supply voltage range of 0.8V to 3.6V. This device features a propagation delay of 22.2ns and is available in a 10-pin TSSOP package. It is designed to withstand temperatures up to 125°C, making it suitable for automotive applications. The logic IC type is majority logic gate, and it has two inputs and two functions.
Sign in to ask questions about the Nexperia 74AUP2G97DPJ datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Nexperia 74AUP2G97DPJ technical specifications.
| Max Operating Temperature | 125 |
| Number of Terminals | 10 |
| Min Operating Temperature | -40 |
| Terminal Position | DUAL |
| JEDEC Package Code | S-PDSO-G10 |
| Width | 3 |
| Length | 3 |
| Pin Count | 10 |
| Number of Functions | 2 |
| Temperature Grade | AUTOMOTIVE |
| Supply Voltage-Nom (Vsup) | 1.1 |
| Supply Voltage-Max (Vsup) | 3.6 |
| Supply Voltage-Min (Vsup) | 0.8 |
| Logic IC Type | MAJORITY LOGIC GATE |
| Family | AUP/ULP/V |
| Propagation Delay (tpd) | 22.2 |
| Number of Inputs | 2 |
| REACH | Compliant |
| Military Spec | False |
Download the complete datasheet for Nexperia 74AUP2G97DPJ to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
