The 74HC75D/S200,118 is a 16-pin surface mount transparent latch IC from Nexperia. It is packaged in a plastic SO case with a maximum size of 10mm in length, 4mm in width, and 1.45mm in height. This device is designed for surface mount applications and can operate over a temperature range of -40°C to 125°C. It is a CMOS logic family device that features transparent latch mode and inverting/non-inverting polarity, offering two elements, four inputs, and four outputs per chip. The IC is suitable for use in a variety of applications where a surface mount transparent latch is required.
Sign in to ask questions about the Nexperia 74HC75D/S200,118 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Nexperia 74HC75D/S200,118 technical specifications.
| Package/Case | SO |
| Pin Count | 16 |
| PCB | 16 |
| Package Length (mm) | 10(Max) |
| Package Width (mm) | 4(Max) |
| Package Height (mm) | 1.45(Max) |
| Seated Plane Height (mm) | 1.75(Max) |
| Pin Pitch (mm) | 1.27 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Logic Family | HC |
| Process Technology | CMOS |
| Latch Mode | Transparent |
| Type | D-Type |
| Number of Elements per Chip | 2 |
| Number of Inputs per Chip | 4 |
| Number of Outputs per Chip | 4 |
| Polarity | Inverting/Non-Inverting |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 125°C |
| Cage Code | H2HX9 |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2002/95/EC |
Download the complete datasheet for Nexperia 74HC75D/S200,118 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
