The 74HCT112PW,112 is a dual J-K flip-flop with a 5V supply voltage and a propagation delay of 60ns. It is packaged in a 16-pin TSSOP package and is rated for automotive temperature grade. The device has a load capacitance of 50pF and a maximum operating temperature of 125°C. It is designed for use in logic IC applications and is compatible with 5V logic levels.
Sign in to ask questions about the Nexperia 74HCT112PW,112 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Nexperia 74HCT112PW,112 technical specifications.
| Max Operating Temperature | 125 |
| Number of Terminals | 16 |
| Min Operating Temperature | -40 |
| Terminal Position | DUAL |
| JEDEC Package Code | R-PDSO-G16 |
| Width | 4.4 |
| Length | 5 |
| Pin Count | 16 |
| Number of Functions | 2 |
| Temperature Grade | AUTOMOTIVE |
| Supply Voltage-Nom (Vsup) | 5 |
| Supply Voltage-Max (Vsup) | 5.5 |
| Supply Voltage-Min (Vsup) | 4.5 |
| Logic IC Type | J-K FLIP-FLOP |
| Family | HCT |
| Propagation Delay (tpd) | 60 |
| Number of Bits | 2 |
| Load Capacitance | 50 |
| Output Polarity | COMPLEMENTARY |
| Trigger Type | NEGATIVE EDGE |
| fmax-Min | 20 |
| HTS Code | 8542.39.00.01 |
| REACH | Compliant |
| Military Spec | False |
Download the complete datasheet for Nexperia 74HCT112PW,112 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
