The Nexperia 74LVC2G34GW-Q100 is a dual non-inverting buffer IC with 2 inputs and 2 outputs. It features a TSSOP-6 package and is fabricated using CMOS process technology. The device operates over a temperature range of -40°C to 125°C. It is designed for surface mount applications and is tolerant to 5 inputs.
PackageTSSOP
MountingSurface Mount
PolarityNon-Inverting
Quick Jump:
Chat with Datasheet
Sponsored by
Sign in to ask questions about the Nexperia 74LVC2G34GW-Q100 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Technical Specifications
Nexperia 74LVC2G34GW-Q100 technical specifications.
General
| Package/Case | TSSOP |
| Pin Count | 6 |
| PCB | 6 |
| Package Length (mm) | 2.2(Max) |
| Package Width (mm) | 1.35(Max) |
| Package Height (mm) | 1(Max) |
| Mounting | Surface Mount |
| Logic Family | LVC |
| Logic Function | Buffer |
| Number of Elements per Chip | 2 |
| Number of Inputs per Chip | 2 |
| Number of Outputs per Chip | 2 |
| Process Technology | CMOS |
| Polarity | Non-Inverting |
| Tolerant I/Os | 5 InputsV |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 125°C |
Compliance
| Cage Code | H2HX9 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | Yes |
| AEC Qualified | Yes |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Nexperia 74LVC2G34GW-Q100 Datasheet
Download the complete datasheet for Nexperia 74LVC2G34GW-Q100 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.