The 74LVT02D is a 14-pin SO package surface mount NOR gate with a maximum operating temperature of 85°C and a minimum operating temperature of -40°C. It is fabricated using BiCMOS process technology and has a seated plane height of 1.75mm. The device has 2 input and 1 output elements and is part of the LVT logic family.
Sign in to ask questions about the Nexperia 74LVT02D,118 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Nexperia 74LVT02D,118 technical specifications.
| Package/Case | SO |
| Pin Count | 14 |
| PCB | 14 |
| Package Length (mm) | 8.75(Max) |
| Package Width (mm) | 4(Max) |
| Package Height (mm) | 1.45(Max) |
| Seated Plane Height (mm) | 1.75(Max) |
| Pin Pitch (mm) | 1.27 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Logic Family | LVT |
| Logic Function | NOR |
| Process Technology | BiCMOS |
| Number of Elements per Chip | 4 |
| Number of Element Inputs | 2-IN |
| Number of Element Outputs | 1 |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| Cage Code | H2HX9 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for Nexperia 74LVT02D,118 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
