The microcontroller family uses a 16-bit/32-bit Arm7TDMI-S CPU with embedded high-speed flash memory and real-time emulation support. Devices in the family integrate 32 kB to 512 kB of flash and 8 kB to 40 kB of SRAM with a 128-bit wide memory interface for 32-bit code execution at the maximum clock rate. Peripheral integration includes USB 2.0 full-speed device support, UART, SPI, SSP, I2C-bus, 10-bit ADC, 10-bit DAC, PWM, 32-bit timers, RTC, watchdog, and up to 45 fast GPIO lines. The family is documented in a 64-lead LQFP package with 3.0 V to 3.6 V operation.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the NXP LPC2140 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| CPU core | 16-bit/32-bit Arm7TDMI-S |
| Maximum CPU clock | 60MHz |
| Flash memory range | 32 to 512kB |
| SRAM range | 8 to 40kB |
| Memory interface width | 128bit |
| USB interface | USB 2.0 full-speed device |
| ADC resolution | 10bit |
| DAC resolution | 10bit |
| GPIO lines | Up to 45 fast GPIO |
| External interrupt inputs | Up to 9 edge or level sensitive inputs |
| Serial interfaces | UART, SPI, SSP, I2C-bus |
| Timers | 32-bit timers |
| Supply voltage range | 3.0 to 3.6V |
| Package | 64-lead LQFP, SOT314-2 |
Download the complete datasheet for NXP LPC2140 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
These are design resources that include the NXP LPC2140
Technical guide for implementing reentrant interrupt handlers in LPC2000 microcontrollers to prevent Link Register corruption and manage multi-level interrupt prioritization.
