ColdFire V3 RISC microprocessor provides a 32-bit core with an enhanced multiply-accumulate unit and operation up to 240 MHz. The device integrates 16 KB unified cache and 32 KB SRAM with a 32-bit data bus and 24-bit address bus. Integrated interfaces include SDR/DDR SDRAM control, USB 2.0 host, USB 2.0 On-The-Go, Fast Ethernet, FlexCAN 2.0B, SSI, QSPI, I2C, UARTs, PWM, timers, DMA, GPIO, and JTAG. The 256 MAPBGA package is specified for 240 MHz operation over a -40 °C to +85 °C ambient temperature range.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the NXP MCF5328 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Processor core | ColdFire Version 3 with EMAC |
| Core clock frequency | 240 maxMHz |
| Peripheral and external bus clock | 80 maxMHz |
| Performance | 211 maxDhrystone 2.1 MIPS |
| Unified cache | 16KB |
| Static RAM | 32KB |
| Data bus width | 32bit |
| Address bus width | 24bit |
| Package | 256 MAPBGA |
| Operating temperature | -40 to +85°C |
| USB interfaces | USB 2.0 Host, USB 2.0 On-The-Go, ULPI |
| Ethernet interface | Fast Ethernet Controller |
| CAN interface | FlexCAN 2.0B |
| Serial interfaces | 3 UART, I2C, QSPI, SSI |
| Memory controller | SDR/DDR SDRAM controller |
| DMA | 16-channel DMA, four 32-bit DMA timers |
| Debug and test interface | JTAG IEEE 1149.1 |
Download the complete datasheet for NXP MCF5328 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
These are design resources that include the NXP MCF5328
A technical guide for migrating ColdFire projects from CodeWarrior V6.4 to V7.0, detailing library changes, alignment updates, and new code generation optimization options.
