Async Dual-Port SRAM chip, 128K-bit density, 8K x 16 configuration, featuring a 20ns maximum access time. Operates with a typical 5V supply voltage (4.5V to 5.5V range) and supports SDR data rate architecture. Housed in an 84-pin Ceramic Pin Grid Array (CPGA) package with through-hole mounting, measuring 28.45mm x 28.45mm x 3.68mm. Designed for operation between 0°C and 70°C.
PackageCPGA
MountingThrough Hole
Quick Jump:
Technical Specifications
Renesas 7025S20GG8 technical specifications.
General
| Basic Package Type | Through Hole |
| Package Family Name | PGA |
| Package/Case | CPGA |
| Package Description | Ceramic Pin Grid Array |
| Lead Shape | Through Hole |
| Pin Count | 84 |
| PCB | 84 |
| Package Length (mm) | 28.45(Max) |
| Package Width (mm) | 28.45(Max) |
| Package Height (mm) | 3.68(Max) |
| Seated Plane Height (mm) | 5.21(Max) |
| Pin Pitch (mm) | 2.54 |
| Package Material | Ceramic |
| Mounting | Through Hole |
| Density | 128Kbit |
| Address Bus Width | 26bit |
| Maximum Access Time | 20ns |
| Timing Type | Asynchronous |
| Data Rate Architecture | SDR |
| Density in Bits | 131072bit |
| Maximum Operating Current | 290mA |
| Typical Operating Supply Voltage | 5V |
| Number of Bits per Word | 16bit |
| Number of Ports | 2 |
| Number of Words | 8K |
| Min Operating Supply Voltage | 4.5V |
| Max Operating Supply Voltage | 5.5V |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 70°C |
Compliance
| Cage Code | SAN34 |
| EU RoHS | Yes |
| HTS Code | 8542320041 |
| Schedule B | 8542320040 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Renesas 7025S20GG8 Datasheet
Download the complete datasheet for Renesas 7025S20GG8 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.