Asynchronous SRAM chip, 128K bit density, organized as 8K words by 16 bits. Features a maximum access time of 55 ns and a dual-port architecture. Operates with a typical supply voltage of 5V, within a range of 4.5V to 5.5V. Housed in an 84-pin Ceramic Pin Grid Array (CPGA) package for through-hole mounting, with dimensions up to 28.45mm x 28.45mm x 3.68mm. Supports an extended operating temperature range from -55°C to 125°C.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Renesas 7025S55GGB8 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Package Family Name | PGA |
| Package/Case | CPGA |
| Pin Count | 84 |
| PCB | 84 |
| Package Length (mm) | 28.45(Max) |
| Package Width (mm) | 28.45(Max) |
| Package Height (mm) | 3.68(Max) |
| Package Material | Ceramic |
| Mounting | Through Hole |
| Density | 128Kbit |
| Address Bus Width | 26bit |
| Maximum Access Time | 55ns |
| Timing Type | Asynchronous |
| Data Rate Architecture | SDR |
| Density in Bits | 131072bit |
| Maximum Operating Current | 300mA |
| Typical Operating Supply Voltage | 5V |
| Number of Bits per Word | 16bit |
| Number of Ports | 2 |
| Number of Words | 8K |
| Min Operating Supply Voltage | 4.5V |
| Max Operating Supply Voltage | 5.5V |
| Min Operating Temperature | -55°C |
| Max Operating Temperature | 125°C |
| Cage Code | SAN34 |
| EU RoHS | Yes |
| HTS Code | 8542320041 |
| Schedule B | 8542320040 |
| ECCN | 3A001.a.2.c |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2002/95/EC |
Download the complete datasheet for Renesas 7025S55GGB8 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
