The 954310BGLF is a clock generator IC from Renesas, packaged in a 64-pin TSSOP lead-frame SMT package with a package length of 17mm, width of 6.1mm, and height of 1mm. It has a seated plane height of 1.2mm and a pin pitch of 0.5mm. The IC is designed for surface mount applications and is compliant with the Jedec MO-153EF standard. It has 22 outputs per chip and supports input logic levels of crystal, with a clock input frequency range of 14.318 to 400 MHz.
Sign in to ask questions about the Renesas 954310BGLF datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Renesas 954310BGLF technical specifications.
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | SOP |
| Package/Case | TSSOP |
| Package Description | Thin Shrink Small Outline Package |
| Lead Shape | Gull-wing |
| Pin Count | 64 |
| PCB | 64 |
| Package Length (mm) | 17 |
| Package Width (mm) | 6.1 |
| Package Height (mm) | 1 |
| Seated Plane Height (mm) | 1.2(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MO-153EF |
| Number of Outputs per Chip | 22 |
| Input Logic Level | Crystal |
| Clock Input Frequency | 14.318 to 400MHz |
| Cage Code | SAN34 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for Renesas 954310BGLF to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
