Synchronous SRAM chip featuring a 36M-bit density, organized as 4M x 9-bit words. Operates with a dual-port architecture at a maximum clock rate of 303 MHz, utilizing QDR data rate architecture. Housed in a 165-pin FBGA package with a 1mm pin pitch, this surface-mount component requires a 1.8V supply voltage. Suitable for operation within a 0°C to 70°C temperature range.
PackageFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Renesas R1Q2A3609BBG-33RB technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 165 |
| PCB | 165 |
| Package Length (mm) | 17 |
| Package Width (mm) | 15 |
| Package Height (mm) | 1.08 |
| Seated Plane Height (mm) | 1.4 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 36Mbit |
| Address Bus Width | 21bit |
| Timing Type | Synchronous |
| Maximum Clock Rate | 303MHz |
| Data Rate Architecture | QDR |
| Density in Bits | 37748736bit |
| Maximum Operating Current | 600mA |
| Typical Operating Supply Voltage | 1.8V |
| Number of Bits per Word | 9bit |
| Number of Ports | 2 |
| Number of Words | 4M |
| Min Operating Supply Voltage | 1.7V |
| Max Operating Supply Voltage | 1.9V |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 70°C |
Compliance
| Cage Code | SAN34 |
| EU RoHS | Yes |
| HTS Code | 8542320041 |
| Schedule B | 8542320040 |
| ECCN | 3A991.b.2.a |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Renesas R1Q2A3609BBG-33RB Datasheet
Download the complete datasheet for Renesas R1Q2A3609BBG-33RB to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.