DDR2 SDRAM memory chip, 128M bit density, organized as 8Mx16 with a 16-bit data bus width. Features a maximum clock rate of 667 MHz and 4 internal banks, each with 2M words. Housed in an 84-pin FBGA package with surface mount capability, operating at a typical 1.8V supply voltage.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Samsung K4T28163QO-HCE6 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 84 |
| PCB | 84 |
| Package Length (mm) | 12.5 |
| Package Width (mm) | 7.5 |
| Seated Plane Height (mm) | 1.1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 128Mbit |
| Type | DDR2 SDRAM |
| Organization | 8Mx16 |
| Data Bus Width | 16bit |
| Maximum Clock Rate | 667MHz |
| Number of Internal Banks | 4 |
| Number of Words per Bank | 2M |
| Maximum Access Time | 0.45ns |
| Density in Bits | 134217728bit |
| Address Bus Width | 14bit |
| Maximum Operating Current | 115mA |
| Typical Operating Supply Voltage | 1.8V |
| Max Operating Supply Voltage | 1.9V |
| Min Operating Supply Voltage | 1.7V |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 90°C |
| Cage Code | 1542F |
| EU RoHS | Yes |
| HTS Code | 8542320002 |
| Schedule B | 8542320015 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Download the complete datasheet for Samsung K4T28163QO-HCE6 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
