The GDDR5 SGRAM is a high speed dynamic random access memory designed for applications requiring high bandwidth. GDDR5 devices contain the following number of bits: 2Gb has 2,147,483,648 bits and sixteen banks The GDDR5 SGRAM uses a 8n prefetch architecture and DDR interface to achieve high speed operation. The device can be configured to operate in x32 mode or x16 (clamshell) mode.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the SK Hynix H5GQ2H24MFR-T2C datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Number of Terminals | 170 |
| Terminal Position | BOTTOM |
| JEDEC Package Code | X-PBGA-B170 |
| Number of Functions | 1 |
| Supply Voltage-Nom (Vsup) | 1.35 |
| Supply Voltage-Max (Vsup) | 1.3905 |
| Supply Voltage-Min (Vsup) | 1.3095 |
| Number of Words | 67108864 |
| Number of Words Code | 64000000 |
| Memory IC Type | DDR DRAM |
| Number of Ports | 1 |
| Organization | 64Mx32 |
| Density | 2GB |
| Speed | 3.6Gbps / 4.0Gbps |
| REACH | unknown |
| Military Spec | False |
| RoHS | RoHS Compliant |
Download the complete datasheet for SK Hynix H5GQ2H24MFR-T2C to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
