1Gbit DDR2 SDRAM memory chip, organized as 128Mx8, featuring an 8-bit data bus width and a maximum clock rate of 1066 MHz. This surface-mount component utilizes a 60-pin Fine Pitch Ball Grid Array (FBGA) package with a 0.8mm pin pitch, measuring 11.4mm x 8mm x 0.76mm. It operates with a typical supply voltage of 1.8V, offering 8 internal banks and 16M words per bank.
SK Hynix H5PS1G83EFR-G7P technical specifications.
Download the complete datasheet for SK Hynix H5PS1G83EFR-G7P to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.