FPGA Development Kit featuring a 10M50DAF484C7G FPGA. Supports maximum clock frequencies of 10MHz, 24MHz, and 50MHz, with 64MB of RAM. Includes 1 USB port, 40 GPIO pins, and a VGA display interface supporting 7-segment/CRT displays. Development environment includes Nios II and Quartus II IDE, compatible with Windows XP. Features JTAG support, 10 LEDs, and 12 push buttons/switches for prototyping.
Terasic P0466 technical specifications.
Download the complete datasheet for Terasic P0466 to view detailed technical specifications.
No datasheet is available for this part.