The SN65EPT23DR is a surface-mount translator from Texas Instruments, operating between -40°C and 85°C. It translates LVDS/LVPECL signals to LVCMOS/LVTTL levels, with maximum low-level output currents of 24mA and high-level output currents of -3mA. The device is packaged in an 8-pin SOIC with a maximum seated plane height of 1.75mm and a pin pitch of 1.27mm.
Sign in to ask questions about the Texas Instruments SN65EPT23DR datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Texas Instruments SN65EPT23DR technical specifications.
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | SOP |
| Package/Case | SOIC |
| Package Description | Small Outline IC |
| Lead Shape | Gull-wing |
| Pin Count | 8 |
| PCB | 8 |
| Package Length (mm) | 5(Max) |
| Package Width (mm) | 3.98(Max) |
| Package Height (mm) | 1.5(Max) |
| Seated Plane Height (mm) | 1.75(Max) |
| Pin Pitch (mm) | 1.27 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-012AA |
| Logic Function | Translator |
| Translation | LVDS/LVPECL to LVCMOS/LVTTL |
| Maximum Low Level Output Current | 24mA |
| Maximum High Level Output Current | -3mA |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| Cage Code | 01295 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 5A991.b.1 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for Texas Instruments SN65EPT23DR to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
