Dual D-type positive-edge triggered flip-flop logic IC. Features 2 elements per chip, each with a single input and single inverting output. Surface-mount device housed in an 8-pin Ultra Thin Quad Flat No Lead (UQFN) package with a 0.5mm pin pitch. Operating temperature range from -40°C to 85°C.
PackageUQFN
MountingSurface Mount
PolarityInverting
Quick Jump:
Technical Specifications
Texas Instruments SN74AUP2G80RSER technical specifications.
General
| Basic Package Type | Non-Lead-Frame SMT |
| Package Family Name | QFN |
| Package/Case | UQFN |
| Package Description | Ultra Thin Quad Flat No Lead Package |
| Lead Shape | No Lead |
| Pin Count | 8 |
| PCB | 8 |
| Package Length (mm) | 1.55(Max) |
| Package Width (mm) | 1.55(Max) |
| Package Height (mm) | 0.55(Max) |
| Seated Plane Height (mm) | 0.6(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Logic Family | AUP |
| Logic Function | D-Type |
| Process Technology | CMOS |
| Number of Elements per Chip | 2 |
| Number of Element Inputs | 1 |
| Number of Element Outputs | 1 |
| Polarity | Inverting |
| Triggering Type | Positive-Edge |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
Compliance
| Cage Code | 01295 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Texas Instruments SN74AUP2G80RSER Datasheet
Download the complete datasheet for Texas Instruments SN74AUP2G80RSER to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.