Quadruple Bus Buffer Gate With 3-State Outputs 14-TSSOP -40 to 125
Sign in to ask questions about the Texas Instruments SN74LVC125APWLE datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Texas Instruments SN74LVC125APWLE technical specifications.
| Max Operating Temperature | 125 |
| Number of Terminals | 14 |
| Min Operating Temperature | -40 |
| Terminal Position | DUAL |
| JEDEC Package Code | R-PDSO-G14 |
| Width | 4.4 |
| Length | 5 |
| Pin Count | 14 |
| Number of Functions | 4 |
| Temperature Grade | AUTOMOTIVE |
| Supply Voltage-Nom (Vsup) | 1.8 |
| Supply Voltage-Max (Vsup) | 3.6 |
| Supply Voltage-Min (Vsup) | 1.65 |
| Logic IC Type | BUS DRIVER |
| Family | LVC/LCX/Z |
| Propagation Delay (tpd) | 13.8 |
| Number of Bits | 1 |
| Max I(ol) | 0.024 |
| Prop. Delay@Nom-Sup | 4.8 |
| Load Capacitance | 50 |
| Output Polarity | TRUE |
| Number of Ports | 2 |
| Control Type | ENABLE LOW |
| RoHS | No |
| Lead Free | No |
| HTS Code | 8542.39.00.01 |
| REACH | not_compliant |
| Military Spec | False |
Download the complete datasheet for Texas Instruments SN74LVC125APWLE to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
