N-channel enhancement mode power MOSFET featuring 60V drain-source voltage and 20A continuous drain current. This single-element silicon transistor is housed in a 3-pin (3+Tab) Case DP through-hole package with a 2.3mm pin pitch, measuring 6.8mm (Max) x 5.5mm x 2.5mm (Max). Key specifications include a maximum drain-source on-resistance of 55mΩ at 10V, typical gate charge of 25nC, and typical input capacitance of 880pF. Operating temperature range spans from -55°C to 150°C, with a maximum power dissipation of 40W.
PackageCase DP
MountingThrough Hole
Quick Jump:
Technical Specifications
Toshiba 2SK2782(T6L1WMATU) technical specifications.
General
| Package Family Name | Module |
| Package/Case | Case DP |
| Pin Count | 3 |
| PCB | 3 |
| Tab | Tab |
| Package Length (mm) | 6.8(Max) |
| Package Width (mm) | 5.5 |
| Package Height (mm) | 2.5(Max) |
| Pin Pitch (mm) | 2.3 |
| Mounting | Through Hole |
| Configuration | Single |
| Category | Power MOSFET |
| Channel Mode | Enhancement |
| Channel Type | N |
| Number of Elements per Chip | 1 |
| Process Technology | L2-pi-MOS V |
| Maximum Drain Source Voltage | 60V |
| Maximum Gate Source Voltage | ±20V |
| Maximum Continuous Drain Current | 20A |
| Material | Si |
| Maximum Gate Threshold Voltage | 2V |
| Maximum Drain Source Resistance | 55@10VmOhm |
| Typical Gate Charge @ Vgs | 25@10VnC |
| Typical Gate Charge @ 10V | 25nC |
| Typical Input Capacitance @ Vds | 880@10VpF |
| Maximum Power Dissipation | 40000mW |
| Min Operating Temperature | -55°C |
| Max Operating Temperature | 150°C |
| Typical Output Capacitance | 330pF |
Compliance
| Cage Code | S0562 |
| HTS Code | 8541290095 |
| Schedule B | 8541290080 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
Datasheet
Toshiba 2SK2782(T6L1WMATU) Datasheet
Download the complete datasheet for Toshiba 2SK2782(T6L1WMATU) to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.