Dual JK-Master-Slave Flip-Flop IC, CMOS logic family, featuring positive-edge triggering and 2 elements per chip. This 16-pin PDIP package offers through-hole mounting with a 2.54mm pin pitch. Operating temperature range from -40°C to 85°C.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Toshiba TC4027BP(N,F) datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Toshiba TC4027BP(N,F) technical specifications.
| Basic Package Type | Through Hole |
| Package Family Name | DIP |
| Package/Case | PDIP |
| Package Description | Plastic Dual In Line Package |
| Lead Shape | Through Hole |
| Pin Count | 16 |
| PCB | 16 |
| Package Length (mm) | 19.75(Max) |
| Package Width (mm) | 6.4 |
| Package Height (mm) | 3.5 |
| Seated Plane Height (mm) | 4.15 |
| Pin Pitch (mm) | 2.54 |
| Package Material | Plastic |
| Mounting | Through Hole |
| Jedec | MS-001BB |
| Logic Family | 4000B |
| Logic Function | JK-Master-Slave Type |
| Process Technology | CMOS |
| Number of Elements per Chip | 2 |
| Number of Element Inputs | 2 |
| Number of Element Outputs | 1 |
| Polarity | Inverting/Non-Inverting |
| Triggering Type | Positive-Edge |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| Cage Code | S0562 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Download the complete datasheet for Toshiba TC4027BP(N,F) to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
