Dual JK-type flip-flop IC featuring negative-edge triggering and CMOS logic. This 16-pin PDIP package offers two elements per chip, each with two inputs and one output, supporting inverting and non-inverting polarity. Designed for through-hole mounting, it operates across a temperature range of -40°C to 85°C.
Sign in to ask questions about the Toshiba TC74HC112AP(TB,F) datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Toshiba TC74HC112AP(TB,F) technical specifications.
| Basic Package Type | Through Hole |
| Package Family Name | DIP |
| Package/Case | PDIP |
| Package Description | Plastic Dual In Line Package |
| Lead Shape | Through Hole |
| Pin Count | 16 |
| PCB | 16 |
| Package Length (mm) | 19.75(Max) |
| Package Width (mm) | 6.4 |
| Package Height (mm) | 3.5 |
| Seated Plane Height (mm) | 4.15 |
| Pin Pitch (mm) | 2.54 |
| Package Material | Plastic |
| Mounting | Through Hole |
| Jedec | MS-001BB |
| Logic Family | HC |
| Logic Function | JK-Type |
| Process Technology | CMOS |
| Number of Elements per Chip | 2 |
| Number of Element Inputs | 2 |
| Number of Element Outputs | 1 |
| Polarity | Inverting/Non-Inverting |
| Triggering Type | Negative-Edge |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| Cage Code | S0562 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Download the complete datasheet for Toshiba TC74HC112AP(TB,F) to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
