
Field Programmable Gate Array (FPGA) with 101,261 logic cells and 126,576 registers, built on 45nm process technology. Features 4,824 Kbit RAM, 360 18x18 multipliers, 180 dedicated DSP blocks, and 8 transceiver blocks operating at 3.2 Gbps. This surface-mount device utilizes a 900-pin Fine Pitch Ball Grid Array (FBGA) package with a 1mm pin pitch, measuring 31mm x 31mm x 1.75mm. Operates within a temperature range of -40°C to 100°C.
Xilinx XC6SLX100T-4FGG900I technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 900 |
| PCB | 900 |
| Package Length (mm) | 31 |
| Package Width (mm) | 31 |
| Package Height (mm) | 1.75 |
| Seated Plane Height (mm) | 2.25 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-034 |
| Family Name | Spartan®-6 LXT |
| Maximum Number of User I/Os | 498 |
| Number of Registers | 126576 |
| RAM Bits | 4824Kbit |
| Device Logic Cells | 101261 |
| Process Technology | 45nm |
| Number of Multipliers | 360 (18x18) |
| Programmability | Yes |
| Transceiver Blocks | 8 |
| Transceiver Speed | 3.2Gbps |
| Program Memory Type | SRAM |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 100°C |
| Dedicated DSP | 180 |
| PCI Blocks | 1 |
| Speed Grade | 4 |
| Device Number of DLLs/PLLs | 18 |
| Total Number of Block RAM | 268 |
| Cage Code | 68994 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A991.d |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Download the complete datasheet for Xilinx XC6SLX100T-4FGG900I to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.