Field Programmable Gate Array (FPGA) with 3840 logic cells and 4800 registers, built on 45nm process technology. Features 216 Kbit RAM, 16 integrated 18x18 multipliers, and 8 dedicated DSP blocks. Offers 106 maximum user I/Os and 6 DLLs/PLLs. Operates with a transceiver speed of 3.2 Gbps and utilizes SRAM for program memory. Packaged in a 196-pin Chip Scale Ball Grid Array (CSBGA) with a 0.5mm pin pitch, measuring 8x8x0.8mm, suitable for surface mounting.
PackageCSBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Xilinx XC6SLX4-3CPG196C technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | CSBGA |
| Package Description | Chip Scale Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 196 |
| PCB | 196 |
| Package Length (mm) | 8 |
| Package Width (mm) | 8 |
| Package Height (mm) | 0.8 |
| Seated Plane Height (mm) | 1 |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Family Name | Spartan®-6 LX |
| Maximum Number of User I/Os | 106 |
| Number of Registers | 4800 |
| RAM Bits | 216Kbit |
| Device Logic Cells | 3840 |
| Process Technology | 45nm |
| Number of Multipliers | 16 (18x18) |
| Programmability | Yes |
| Transceiver Speed | 3.2Gbps |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Dedicated DSP | 8 |
| Speed Grade | 3 |
| Device Number of DLLs/PLLs | 6 |
| Total Number of Block RAM | 12 |
Compliance
| Cage Code | 68994 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Xilinx XC6SLX4-3CPG196C Datasheet
Download the complete datasheet for Xilinx XC6SLX4-3CPG196C to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.