Field Programmable Gate Array (FPGA) with 43,661 logic cells and 54,576 registers, built on 45nm process technology. Features 2,088 Kbit RAM, 116 (18x18) multipliers, and 58 dedicated DSP blocks. Offers 576 maximum user I/Os and 12 DLLs/PLLs. Operates at 3.2 Gbps transceiver speed and utilizes SRAM for program memory. Packaged in a 900-pin, 31mm x 31mm FBGA with a 1mm pin pitch, suitable for surface mounting.
PackageFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Xilinx XC6SLX45-3FGG900C technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 900 |
| PCB | 900 |
| Package Length (mm) | 31 |
| Package Width (mm) | 31 |
| Package Height (mm) | 1.75 |
| Seated Plane Height (mm) | 2.25 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-034 |
| Family Name | Spartan®-6 LX |
| Maximum Number of User I/Os | 576 |
| Number of Registers | 54576 |
| RAM Bits | 2088Kbit |
| Device Logic Cells | 43661 |
| Process Technology | 45nm |
| Number of Multipliers | 116 (18x18) |
| Programmability | Yes |
| Transceiver Speed | 3.2Gbps |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Dedicated DSP | 58 |
| Speed Grade | 3 |
| Device Number of DLLs/PLLs | 12 |
| Total Number of Block RAM | 116 |
Compliance
| Cage Code | 68994 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A991.d |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Xilinx XC6SLX45-3FGG900C Datasheet
Download the complete datasheet for Xilinx XC6SLX45-3FGG900C to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.