
Field Programmable Gate Array (FPGA) with 128,000 logic cells and 160,000 registers, built on 40nm process technology. Features 9.5 Mbit of RAM, 480 dedicated DSP slices, and 480 multipliers (25x18). Includes 16 transceiver blocks operating at up to 3.75 Gbps, 2 PCI blocks, and 1 Ethernet MAC. Packaged in a 484-pin Flip Chip Ball Grid Array (FCBGA) with a 23mm x 23mm footprint, designed for surface mounting. Operates within a temperature range of -40°C to 100°C.
Xilinx XC6VCX130T-2FF484I technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FCBGA |
| Package Description | Flip Chip Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 484 |
| PCB | 484 |
| Package Length (mm) | 23 |
| Package Width (mm) | 23 |
| Package Height (mm) | 2.4(Max) |
| Seated Plane Height (mm) | 3(Max) |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Family Name | Virtex®-6 CXT |
| Maximum Number of User I/Os | 240 |
| Number of Registers | 160000 |
| RAM Bits | 9504Kbit |
| Device Logic Cells | 128000 |
| Process Technology | 40nm |
| Ethernet MACs | 1 |
| Number of Multipliers | 480 (25x18) |
| Programmability | Yes |
| Transceiver Blocks | 16 |
| Transceiver Speed | 3.75Gbps |
| Program Memory Type | Flash |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 100°C |
| Dedicated DSP | 480 |
| PCI Blocks | 2 |
| Speed Grade | 2 |
| Total Number of Block RAM | 264 |
| Cage Code | 68994 |
| EU RoHS | No |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A991.d |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for Xilinx XC6VCX130T-2FF484I to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.