Field-Programmable Gate Array (FPGA) with 622,000 logic cells and 939,000 registers, built on 28nm process technology. Features 552 user I/Os, 51200 Kbit RAM, 256 dedicated DSP blocks, and 4 PCI blocks. Includes 2 Ethernet MACs and 48 transceiver blocks operating at 14.1 Gbps. Packaged in a 1152-pin FC-FBGA (35x35mm) for surface mounting. Supports various external memory interfaces including DDR2, DDR3, RLDRAM II/III, and QDRII+SRAM.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Intel 5SGXMA7H2F35C2N datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Intel 5SGXMA7H2F35C2N technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FC-FBGA |
| Package Description | Flip Chip Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 1152 |
| PCB | 1152 |
| Package Length (mm) | 35 |
| Package Width (mm) | 35 |
| Package Height (mm) | 2.9 |
| Seated Plane Height (mm) | 3.4 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-034AAR-1 |
| Family Name | Stratix® V GX |
| Maximum Number of User I/Os | 552 |
| Number of Registers | 939000 |
| RAM Bits | 51200Kbit |
| Device Logic Cells | 622000 |
| Process Technology | 28nm |
| Ethernet MACs | 2 |
| Number of Multipliers | 512 (18x18) |
| Programmability | Yes |
| Transceiver Blocks | 48 |
| Transceiver Speed | 14.1Gbps |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Dedicated DSP | 256 |
| PCI Blocks | 4 |
| Speed Grade | 2 |
| Differential I/O Standards Supported | LVPECL|LVDS|HCSL |
| Single-Ended I/O Standards Supported | LVTTL|LVCMOS |
| External Memory Interface | DDR2 SDRAM|DDR3 SDRAM|RLDRAM II|RLDRAM III|QDRII+SRAM |
| Device Number of DLLs/PLLs | 28 |
| Supported IP Core | Viterbi Compiler, Low-Speed/Hybrid Serial Decoder|Sub-frame Latency JPEG 2000 Encoder (BA130)|SPAUI MAC|RLDRAM II Controller Core|RapidIO to AXI Bridge Controller (RAB)|RapidIO to AXI Bridge Controller (RAB) |
| Supported IP Core Manufacture | Altera/Barco Silex/Mobiveil, Inc/Commsonic |
| Total Number of Block RAM | 2560 |
| Cage Code | 4BA62 |
| EU RoHS | Yes with Exemption |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A001.a.7.a |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for Intel 5SGXMA7H2F35C2N to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
