64-bit, 2-core microprocessor operating at 3000 MHz, built on 45nm process technology. Features a 771-pin Flip-Chip Land Grid Array (FCLGA) package with surface mount capability. Includes 32KB instruction cache and 32KB data cache. Supports PECI interface and offers multiple operating supply voltages.
PackageFCLGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Intel AT80573JJ0806M SLBAY technical specifications.
General
| Basic Package Type | Non-Lead-Frame SMT |
| Package Family Name | LGA |
| Package/Case | FCLGA |
| Package Description | Flip-Chip Land Grid Array |
| Lead Shape | No Lead |
| Pin Count | 771 |
| PCB | 771 |
| Package Length (mm) | 37.55(Max) |
| Package Width (mm) | 37.55(Max) |
| Package Height (mm) | 4.22(Max) |
| Pin Pitch (mm) | 1.17 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Family Name | Xeon® Processor L5240 |
| Data Bus Width | 64bit |
| Device Core | Xeon |
| Maximum Speed | 3000MHz |
| Process Technology | 45nm |
| Number of CPU Cores | 2 |
| Interface Type | PECI |
| CAN | 0 |
| UART | 0 |
| USART | 0 |
| I2C | 0 |
| SPI | 0 |
| USB | 0 |
| Ethernet | 0 |
| I2S | 0 |
| Max Operating Supply Voltage | 1.155|1.35|1.605V |
| Instruction Cache Size | 32KB |
| Data Cache Size | 32KB |
| Multiply Accumulate | No |
Compliance
| Cage Code | 4BA62 |
| EU RoHS | Yes with Exemption |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| ECCN | 3A991.a.1 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Intel AT80573JJ0806M SLBAY Datasheet
Download the complete datasheet for Intel AT80573JJ0806M SLBAY to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.