Field Programmable Gate Array (FPGA) with 4160 logic cells and 263,000 system gates. Features 52 Kbit RAM, 26 block RAMs, and 2 DLLs/PLLs. Supports up to 151 user I/Os with LVTTL, LVCMOS, LVPECL, LVDS, PCI-X, AGP, and CTT standards. Offers external memory interface for DDR SDRAM and ZBT SRAM. Packaged in a 208-pin RQFP (MS-029FA-1) with gull-wing leads for surface mounting. Operates from 0°C to 85°C.
PackageRQFP
MountingSurface Mount
Quick Jump:
Technical Specifications
Intel EP20K100ERC208XNES technical specifications.
General
| Package Family Name | QFP |
| Package/Case | RQFP |
| Lead Shape | Gull-wing |
| Pin Count | 208 |
| PCB | 208 |
| Package Length (mm) | 28 |
| Package Width (mm) | 28 |
| Package Height (mm) | 3.4 |
| Seated Plane Height (mm) | 4.1(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-029FA-1 |
| Family Name | APEX 20K |
| Maximum Number of User I/Os | 151 |
| RAM Bits | 52Kbit |
| Device Logic Cells | 4160 |
| Process Technology | 0.22um |
| Device System Gates | 263000 |
| Programmability | No |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Speed Grade | STD |
| Differential I/O Standards Supported | LVPECL|LVDS|PCI-X|AGP|CTT |
| Single-Ended I/O Standards Supported | LVTTL|LVCMOS |
| External Memory Interface | DDR SDRAM|ZBT SRAM |
| Device Number of DLLs/PLLs | 2 |
| Total Number of Block RAM | 26 |
Compliance
| Cage Code | 4BA62 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Intel EP20K100ERC208XNES Datasheet
Download the complete datasheet for Intel EP20K100ERC208XNES to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.