Field Programmable Gate Array (FPGA) with 179,400 logic cells and 384 dedicated 18x18 multipliers. Features 91.63 Kbit of RAM, 96 dedicated DSP blocks, and a 90nm process technology. Supports up to 742 user I/Os with a variety of single-ended and differential standards including LVTTL, CMOS, LVDS, and LVPECL. Offers external memory interfaces for DDR SDRAM, DDR2 SDRAM, RLDRAM II, and QDRII+ SRAM. Packaged in a 1020-pin FC-FBGA (Flip Chip Fine Pitch Ball Grid Array) with a 33mm x 33mm footprint, suitable for surface mounting.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Intel EP2S180F1020C4NES datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FC-FBGA |
| Package Description | Flip Chip Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 1020 |
| PCB | 1020 |
| Package Length (mm) | 33 |
| Package Width (mm) | 33 |
| Package Height (mm) | 3(Max) |
| Seated Plane Height (mm) | 3.5(Max) |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Family Name | Stratix® II |
| Maximum Number of User I/Os | 742 |
| RAM Bits | 9163.1Kbit |
| Device Logic Cells | 179400 |
| Process Technology | 90nm |
| Number of Multipliers | 384 (18x18) |
| Programmability | No |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Dedicated DSP | 96 |
| Speed Grade | 4 |
| Differential I/O Standards Supported | LVPECL|LVDS |
| Single-Ended I/O Standards Supported | LVTTL|CMOS|SSTL|HSTL |
| External Memory Interface | DDR SDRAM|DDR2 SDRAM|RLDRAM II|QDRII+SRAM |
| Device Number of DLLs/PLLs | 12 |
| Supported IP Core | Viterbi Compiler, High-Speed Parallel Decoder|RapidIO to AXI Bridge Controller (RAB)|PowerPC/SH/1960 System Controller|32/64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz |
| Supported IP Core Manufacture | Altera/CAST, Inc/Barco Silex/Mobiveil, Inc/Eureka Technology Inc/PLDA |
| Total Number of Block RAM | 9+768+930 |
| Cage Code | 4BA62 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A001.a.7.a |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Download the complete datasheet for Intel EP2S180F1020C4NES to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
